



(1) Publication number: 0 613 151 A2

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 94301320.1

(51) Int. CI.5: G11C 16/06

22) Date of filing: 24.02.94

(30) Priority: 26.02.93 JP 38112/93 14.07.93 JP 173987/93 22.10.93 JP 264725/93

- (3) Date of publication of application : 31.08.94 Bulletin 94/35
- Designated Contracting States :
 DE FR GB
- (1) Applicant: KABUSHIKI KAISHA TOSHIBA 72, Horikawa-Cho Salwal-ku Kawasaki-shi Kanagawa-ken (JP)
- inventor: Sukegawa, Hiroshi, c/o intellectual Property Div. Toshiba Corp., 1-1-1 Shibaura, Minato-ku Tokyo (JP)
- (A) Representative: BATCHELLOR, KIRK & CO. 2 Pear Tree Court Farringdon Road London EC1R 0DS (GB)
- (64) Semiconductor memory system including a flash EEPROM.
- A semiconductor memory system including A flash EEPROM comprises a first flash EEPROM (101, 102, 103) Included in the first memory drive, a second flash EEPROM (104, 105, 106) included in the second memory drive, and an access controller (132) for controlling access to the first and second flash EEPROMs (101-106). The access controller (132) includes an address converting means for converting a logical address from a host system into a physical address, according to an address conversion table 150 which indicates correspondence between logical addresses and physical addresses of the first and second memory drives. The access controller (132) further includes memory accessing means, coupled to each of the first and second flash EEPROMs (101-106), for accessing a selected EEPROM according to the physical address from the address converting means.




Fig.1a




Fig.1a(cont)

The present invention relates to a semiconductor memory system equipped with a flash EEPROM (Electrically Erasable and Programmable Read Only Memory) which is a non-volatile memory that is electrically and collectively erasable and rewritable.

More particularly, this invention relates to a semiconductor memory system that can realize miniaturization.

Most of conventional information processing systems, such as a work station and a personal computer, use a magnetic disk drive as a secondary memory device. The magnetic disk drive has advantages such as a high recording reliability and low bit price while having some shortcomings such as its being large and susceptible to physical impact,

The operational principle of magnetic disk drives is to move a magnetic head on a rotating disk to write or read data on or from that disk. The mechanical moving portions, such as the rotatable disk and the magnetic head, may malfunction or may be damaged when a physical shock is applied to the disk drive. Further, the necessity of those mechanical movable portions impedes making the whole drive more compact.

Accordingly, these deficiencies represent a signiflcant problem when loading the magnetic disk drive into a small portable computer, such as a note book type or pen type personal computer.

Today, therefore, there is a need for a semiconductor memory system which is small in size and not susceptible to physical impact. The semiconductor memory system usually has a plurality of EEPROM chips. The semiconductor memory system can be used as a secondary memory device Instead of a magnetic disk drive. A computer system can use the semiconductor memory system by a same method of access for the magnetic disk drive.

The semiconductor memory system has several merits in the case of use in a personal computer.

As one merit, a size of the semiconductor memory system can be smaller than a size of the magnetic disk drive. However, a EEPROM chip used in the semiconductor memory system is very expensive. Therefore, there is a need for a product and parts cost of a semiconductor memory system that is as low as possible.

As another merit, the semiconductor memory system is readily adapted to control EEPROM and is resistant to breakage because it does not include movable parts. However, a cell array of an EEPROM is deteriorated by rewrite operations (erase and write) little by little. In time, one of the flash EEPROMs in the semiconductor memory system will have some memory blocks which cannot be rewritten by the semiconductor memory system, because dispersion of rewrite times varies widely. Therefore the semiconductor memory system will be required to be able to exchange a unit of an EEPROM chip, when the semiconductor memory system is used as the secondary memory device in a computer, such as a portable type of computer

It is an object of the present invention to provide a semiconductor memory system which can achieve minimization and low cost by reducing the number of component parts.

In accordance with the present invention there is provided a peripheral semiconductor memory system including first and second memory drives. The system comprises a first flash EEPROM included in the first memory drive, a second flash EEPROM included in the second memory drive, and means for controlling access to the first and second flash EEPROMs. The access controlling means includes an address converting means for converting a logical address from a host system into a physical address, according to first and second file management information which indicates correspondence between logical addresses and physical addresses of the first and second memory drives, respectively. The access controlling means further includes memory accessing means, coupled to each of the first and second flash EEPROMs, for accessing a selected EEPROM according to the physical address from the address converting means.

Brief description of the drawings

The present invention will be apparent from the following description, in connection with the following figures, of which:

Fig.1a is a block diagram showing an embodiment of a semiconductor memory system according to the present invention.

Fig.1b shows an address conversion table, which is referred by an access controller in the semiconductor memory system as shown in Fig.1a for converting logical address into physical address.

Fig.1c shows a memory block information table stored in a flash EEPROM chip,

Fig.2 shows a conceptual diagram of a semiconductor memory system which is controlled as two drives by a host system.

Fig.3 shows a physical arrangement of a part of the embodiment shown In Fig.1

Fig.4 shows a type of address conversion table used in the embodiment shown in Fig.1

Fig.5 is a flow chart showing access control processing when the semiconductor memory system uses the address conversion table of the Fig.4.

Fig. 6 is a flow chart showing a process of exchanging a flash EEPROM chip for another flash EE-PROM chip of the same memory capacity.

Fig. 7 is a flow chart showing a processing of exchanging a flash EEPROM chip for another flash EE-PROM chip of double memory capacity.

Fig. 8 is a flow chart showing a process of expanding a flash EEPROM chip without exchanging flash EEPROM chips.

Fig.9 is a block diagram of a single package LSI showing another embodiment of the present invention.

Fig.10 is a block diagram of the semiconductor memory system using the single package LSI shown in fig.9.

Fig 11 is an address conversion table for an access controller shown in Fig.9

Fig. 12 shows a conceptual diagram of a semiconductor memory system which is controlled as two drives by a host system and which uses the single package LSI shown in Fig. 9.

Fig.13 shows a physical arrangement of a host system including a semiconductor memory system structured on a memory board.

Fig.14 is a block diagram of the host system shown in Fig.13.

Fig.15 shows a physical arrangement of a host system including chips of the semiconductor memory system mounted on a mother board of the host system.

Fig.16 is a block diagram of the host and semiconductor memory systems shown in Fig.15.

Fig.17 shows a physical arrangement of a host system including connectors for inserting the single package LSI chip and a plurality of flash EEPROM chips of the semiconductor memory system, on a mother board in the host system.

Fig.18 is a block diagram of the host system having lines for determining whether or not the single package LSI chip shown in Fig.17 is inserted into its connector.

An embodiment of the present invention will be described with reference to the accompanying drawings.

Fig.1a shows a block diagram of a semiconductor memory system according to an embodiment of the present invention.

A semiconductor memory system 100, connected to a personal computer (host system 1), comprises a plurality of flash EEPROM chips 101-108, two IC slots 111 and 112, a host Interface 120 and a controller unt 130, and is used as a secondary memory device for the host system in place of a hard disk drive or a floppy disk drive or a memory card, and has a PCMCIA (Personal Computer Memory Card International Association) interface or an IDE (Integrated Drive Electronics) interface, for example.

Each of the flash EEPROM chips 101-106 comprises a cell array and a plurality of peripheral logic functions, such as a row address decoder, for the cell array. Each EEPROM chip 101-106 has an in-put/output (I/O) register, for example structured for 258 bytes. In each flash EEPROM chip 101-106, a minimum unit of data amount handled in a withe or an erase operation is determined and the unit amount of data is handled toogher. For example, it is assumed. that the flash EEPROM allows data write operations in pages of 256 bytes and data erase operations in blocks of 4K bytes. In this case, for each of the flash EEPROM chips 101-106, it is preferable to use a Toshiba 16 M-bit NAND flash EEPROM. The flash EEPROM be accessed by providing an initial memory address of an unit of data.

Each of the IC slots 111 and 112 is an expansion slot for expanding a flash EEPROM chip.

The flash EEPROM chips 101-108 and the IC slots 111 and 112 are connected to the controller unit 130 via a common IV 20 bus and a common read/write control line (R/W). Further, each flash EEPROM chip 101-106 and each IC slot 111 and 112 independently is connected to the controller unit 130 via a chip select signal (each CS 1-8) line and a ready/busy signal (R/B) line.

The host Interface 120, like a hard disk drive connectable to a host system, has, for example, a 40-pln arrangement conforming with the IDE interface, or like an IC card installable in an IC card slot, has, for example, a 68-pln arrangement conforming with the PCMCIA interface.

The controller unit 130 comprises a host interface controller 131, an access controller 132 and a DRAM 133

The host interface controller 131 controls communication between the host interface 120 and the access controller 132, and has several registers, including a sector number register 141, sector count register 142, data register 143, cylinder register 144, drive/head register 145, command register 146 and status register 147. These registers 141-147 are able to be read and be written by the host system 1. The sector number register 141 stores an access head sector number transmitted from the host system 1. The sector count register 142 stores a number of sectors which indicates a sector size of write or read data. The data register 143 stores write data from the host system 1 or read data to the host system 1. The cylinder register 144 stores an access cylinder number transmitted from the host system 1. The drive/head register 145 stores an access drive number and an access head number transmitted from the host system 1. The command register 146 stores a command. such as read or write, transmitted from the host system 1. The status register 147 stores status of the semiconductor memory system 100.

The DRAM 133 has a management area for storing an address conversion table 150, and so on, and a data buffer area for storing write data or read data temporarily.

FIg. 1b shows the address conversion table 150. When the host system is powered on, the access controller 132 reads memory block information table 191-196 (MBIT, as shown in Fig. 10) which is stored in each EPROM chips 101-106, respectively. The access controller 132 generates an address conversion table 150 in eccording to the memory block information tables and eech chip numbers corresponding to eech memory block information tables. The generated eddress conversion table 150 is stored in DRAM

The eddress conversion table 150, which defines eddress conversion information for indicating e correspondence between logical eddressess from the host system 1 end physical eddresses of the flesh EE-PROM chips 101-108. Herein, the logical eddress, output from the host system, comprises e cylinder number, e heed number, sector number and e drive number. The physical eddress comprises a chip number of an EEPROM chip. One of an Initial memory eddress of a sector block in the EEPROM chip.

The eddress conversion table 150 defines en assigned drive number 0 to the EEPROM chips number 1-3, i.e., chips 101-103 and en essigned drive number 1 to the EEPROM chip number 4-6, i.e., chips 104-106. The host system 1 uses drive number 0 for a master drive, and uses drive number 1 for a sleve drive. for example.

The ecoses controller 132 has a microprocessor and firm were for controlling the processor, and provides access control of the flash EEPROM chips 101-106 for the host interface 120 and the host interface controller 131, in response to a disk access request supplied from the host system 1. That is, the access controller 132 reads commends and parameters storded in the registers in the interface controller 131, and controls flesh EEPROM chips 101-106 in response to the contents of the registers.

The access controller 132 has a function for converting a logical address from the host system 1 into physical address of the flash EEPROM chips 101-106, according to the address conversion table 150 stored in the DRAM 133.

In the result of the address conversion table 150, the access controller 132 aelects one of these flash EEPROM chip (by providing e signel to one of the chips select signal lines CS1-CS5) and generates e reis memory address. The access controller 132-repeats to generate logical address still times of the value in the sector count register and sequentially provides logical addresses to the flesh EEPROM chips 101-108, excording to the table 150-110.

The access controller 132 manages rewrite for arasing times of each enable block in each fiels examing times of each enable block in each fiels EEPROM chip 101-108 by using rewrite count informetion in each flesh EEPROM chips 101-108. Here, a renseignent until or rewrite count information is an enabled block of the flesh EEPROM chip, for exampled Ktyles. The occess controller 132 further maneges ettribute information, such as the number of the connected chips and e total memory capacity of the flesh EEPROMs, by using e configuration table stored in one or more flesh EEPROM chips.

The operation of the semiconductor 100 memory

system will be described es follows.

The host system 1 provides commend, sector size and logical address (same HDD address) be the semiconductor memory system 100, if the semiconductor memory system 100, is not of active state. The host system 1 judges whether the semiconductor memory system 100 is active or non-active, by the content of the status resides 147.

The host interface controller 131 in the semiconductor memory system 100 receives the commend, sector size end the logical address, and stores this information in the registers 141-146.

The access controller 132 reads the contents of the registers 141-461 in the host interface controller 131, when the host system 1 provides an access request to the semiconductor memory system 100. The access controller 132 determines e physical eddress from the logical eddress structured by data in the registers 141,144-154, by referring to the address conversion table 160. The access controller 132 further generates a next logical address by incrementing by "t' the value in the register 141, and determining the next physical eddress for the next logical address outried 132 exquentially decides physical address, according to repeating the operation still times of the value in the register 142.

The access of fiash EEPROM can be achieved by e commend method where en operation mode of the flash EEPROM is specified by a command.

According to a command method, first, the eccess controller 132 provided a chip enable (CE) signal for indicating en ective state of e selected flash EEPROM chip by the address conversion table 150. Next, the eccess controller 132 provides a memory command for indicating an operation mode(write, read, erase, verify and so on) to the flash EEPROM chips 101-106 via a read/write control line. Next, the access controller 132 provides a memory eddress for indicating en eccess start address to flash EEPROM chip 101-106 vie the I/O bus. After providing the memory eddress, if the operation mode is the write mode, then the eccess controller 132 transfers write data via the I/O bus, and if the operation mode is the reed mode, then the access controller 132 receives read deta from the selected flesh EEPROM via the i/O bus. Here, if the operation mode is the write mode, then the eccess controller 132 is free from eccess control for the selected flash EEPROM after transferring write deta to the I/O register(for example, 256 byte) in the selected flash EEPROM, and the write operation is run eutometically in the selected flesh EEPROM

The host system 1 identifies e first memory block (the flesh EEPROM 101-103) with drive number 0, and identifies e second memory block (the flash EE-PROM 104-106) with drive number 1. That is, the host system 1 recognizes the semiconductor memory system 1

- 8

tem 100 es heving two different secondery memories. The controller unit 130 meneges each of the two memory blocks independently. This concept is shown in Flg. 2.

As shown in Fig. 2, the semiconductor memory system 100 is hendled as two drives, by F File Allocation Tebie (FAT) file system installed in the host system 1. A first memory block 181 is managed by a FAT1 stored in the fiels EEPROM 101 end e second memory block 182 is meneged by a fets stored in the flash EEPROM 104. Accordingly, the semiconductor memory system 100 does notwirtle one file to the first memory block 181 end the second memory block 182 end the first first memory block 181 is changed or expended.

Accordingly, a user can easily exchenge the memory capecity of the first memory block 18 th with out Influencing the files in the second memory block. 182. Moreover, each of the first and the second memory block. 181, 182 can heve total eddress conversion information for eddress conversion intolle 150 without seperating eddress conversion information with respect to association with each of memory block 181,182. In this case, address conversion table 150 generated in the eccess controller 132 cen be selected by the host system 1.

Fig.3 shows e physical errangement of the semiconductor memory system 100 according to en embodiment of the present invention.

Fig.3 shows only the flesh EEPROMs 101-103 of the first memory block 181, typically.

The controller unit 130 end IC slots 201-203 are directly are mounted on e printed circuit boerd 210, but the flesh EEPROM chips 101-103 are mounted on the printed circuit board 210 vie IC slots 201-203. As a result, each flesh EEPROM chip, the including chips 101-103 can easily be connected end disconnected

101-103 can easily be connected end disconnected by user. Fig. 4 shows another eddress conversion table 250 which can be used in the eccess controller 132.

The eddress conversion table 250 does not list the drive number, but the flesh EEPROM chips 101-103 end the flash EEPROM chips 104-108 have continuously sesigned sector numbers. For maneging the sector numbers by sech drive, sector velue of the start sector number by sech drive, sector velue of the start sector number essigned to sech of the first memory block end the sector memory block and the sector numbers of the second memory block tract begind with 0. However, in this cese, each velue of the sector numbers of the second memory block 122 listed in the eddress conversion table 250 edds the velue 0 m of real sector numbers to en offset value (n+1). As a result, the secoses contriber 132 operates normally.

With reference to the flow chert of Fig. 5, operations of the semiconductor memory system 100 using eddress conversion table 250 of Fig.4 will be descrihed.

First, the host system 1 writes a command, such

as read or write, in the commend register 146 (step 11). Next, the host interfece controller 131 sets e busy fleg in the status register 147 (step 12). The eccess controller 132 determines that e command is written in the command register 146, end reeds the command in the commend register 146 (step 13,14). The eccess controller 132 evaluetes the commend (step 15). The eccess controller 132 generates a sector address for referring to the eddress conversion table 250, on the basis of the drive number end the sector number from the host system 1. If the drive number is 1, then the sector eddress is the sector number plus offset value (n+1), else the sector eddress is the sector number (step 16). The eccess controller 132 generates e physical address from logical eddress (heving the sector eddress) on the besis of the address conversion table 250 (step 17). Next, the eccess controller 132 controls the eccess of one of the flesh EE-PROM 101-106, according to e physical eddress generated by the eddress conversion table 250 end the commend (step 18). Last, the host interface controller 131 resets busy fleg in the status register 147 (step 19).

In this embodiment, the host system 1 can recogine the first end second memory blocks 181,182 es independent disk drives. The FAT file system in the host system 1 independently can menege deta written in the first memory block 181 end deta written in the second memory block 182.

For exemple, even though e user repleces et least one of the EEPROM chip 104-106 of the second memory block 182 with enother EEPROM chip, the files stored in the fist memory block ere not influenced, because the semiconductor memory system does not write seperately the first memory block end the second memory block.

Accordingly, eech memory block 181,182 maneged by eech drive cen eesily be elbe to change capectly of the memory block, such es structuring first memory block 181 to consist of the two EEPROM chip 101,102 only, without influencing the other memory block.

More over, each memory block 181,182 menaged by each drive can easily be able to replace at least one of the EEPROM chips in either memory block with enother EEPROM chip without influencing the other memory block.

Next is described e memory menegement operetion when e new flesh EEPROM chip is connected to an IC slot 111.

Fig. 6 shows a process flow chart for exchenging a flesh EEPROM chip, such as e flesh EEPROM having en eraseble block which has been rewritten more then a desired number of times, with a new flash EE-PROM chip of the same size which is connected to the empty slot.

The eccess controller 132 monitors end controls the number of rewrite (or erasing) times of each erasable block in each flash EEPROM chip 101-106 by using rewrite count information in each flesh EEPROM
chip 101-106. When one of the flash EEPROM chips
101-106 has en eraseble block which has been rewritten more then e desired number of times, the eccess
controller 132 provides a chip number of the perticuiar EEPROM chip to the host system 1.

The host system 1 displeys e messege indicating the chip number of the chip which must be exchanged. The user connects a new flesh EEPROM chip of the seme size into en empty slot, such es the iC slot 111 (step 21). Next, the user inputs a command for running e utility program for enabling the use of the new flash EEPROM chip, end Inputs the chip number of the exchanged chip (step 22). Here, the host system 1 provides e commend for running the utility program end the chip number to the eccess controller 132, end the utility program is run by the MPU in the access controller 132. The access controller 132 directly copies all information stored in the exchanged chip (for example, flesh EEPROM 101), into the new chip connected to the slot 111 newly (step 23). The number of the IC siot to which the new flash EEPROM chip is connected can be determined by referring to each Ready/Busy signel. For exemple, when the new flash EEPROM is connected to the IC slot 111, the Ready/Busy signal, indicating a state of high impedance level or ground level, changes the Ready state because of insertion of the new flash EE-PROM chip. Thus, the access controller 132 can determine the number of the siot to which the new fiesh EEPROM is connected by change of the each Ready/Busy signei. Next, the MPU rewrites the rewrite count information in the new flash EEPROM to initialize a value '0', because the controller has copied the rewrite count information of the exchanged flash EEPROM chip into the new flesh EEPROM chip, in the previous copy operation (step 24). Next, the MPU writes the address conversion table 150, to correct the chip number registered physical address to the chip number of the new flash EEPROM chip (step 25). For exemple, when the number of the new chip connected to the slot 111 is 7, the eddress conversion table 150 of Fig. 1 is connected to change the registered chip number '1' into the chip number '7'. In response to the MPU signeling en end of the exchanging operation to the host system, the host system 1 displeys e message indiceting en end of the exchenging operation (step 26). The user removes the exchanged flesh EEPROM chip, efter receiving the message from the host system (step S27).

The host system 1 can hendle the new EEPROM chip es the drive 0 in the semiconductor memory system 100. Also, the memory capecity of the new flesh EEPROM chip can be different from the memory capecity of the exchanged flesh EEPROM chip.

Fig. 7 shows e process flow chart for exchanging a flesh EEPROM chip (chip type 1), such as a flesh

EEPROM chip heving eraseble block which hes been rewritten more than e desirable number of times, for e new flash EEPROM chip of double memory capacity(chip type 2) connected to an empty slot.

The user connects a new flesh EEPROM of the chip type 2 to the empty slot, such as the sict 111 (step 31). Next, the user inputs a commend for running a utility program for enabling the use of the new flesh EEPROM chip, and inputs the chip number of the exchanged chip (step 32). Here, the host system a provides a command for running the utility program and the chip number to the access controller 132, and the utility program is run by the MPU in the access controller 132.

The access controller 14 recognizes e chip type of the new flesh EEPROM chip inserted into the slot 111. A recognizing method for the chip type can be achieved by whether or not the access controller 132 reads an ID stored at a head address (B0B0) of a secand chip erea of the flash EEPROM. The second chip area is an area in excess of the memory size of the chip being replaced. For example, when an exchanged chip hes 4 M byte and a new chip has 8 M byte, a second chip area is the area of the new chip in excess of 4 M byte. If the new flash EEPROM chip does not have a second chip area, then the address B0B0 does not exist. Thus, the eccess controller 132 determines the chip type (step 33.34). In this case, if the eccess controller 132 can read the ID, then the access controller 132 determines the new chip is type 2, otherwise the new chip is type 1, in the case of determining that the chip is type 2, the MPU determines a first chip aree of the new flesh EEPROM es en eree for exchanging the exchanged chip, and determines the second chip erea as an area for expanding memory area (step S35). The access controller 132 copies all information stored in the exchanged chip (for example, flash EEPROM 101), into the first chip area of the new flesh EEPROM connected to the slot 111 (step S36). The MPU rewrites the rewrite count informetion in the new flesh EEPROM to initialize a vaiue '0', because the controller copied the rewrite count information of the exchanged flash EEPROM chip into the new flesh EEPROM chip, in the previous copy operation (step 37). Next, the MPU writes the eddress conversion table 150, to correct the chip number reqistered physical address to the chip number of the new flesh EEPROM chip. Moreover, the MPU enters the second chip aree in the eddress conversion table (step 38). For exemple, when the number of the new chip connected to the slot 111 is 7, the eddress conversion table 150 of the Fig. 1 is corrected to change the registered chip number '1' into the chip number '7'. Further, the eddress conversion table 150 next lists the second chip area as e new logical aree. Now, the chip number of the second chip eree is #7, but the head address of the second chip erea is the next eddress after the lest eddress of the first chip

area. Naxt, in response to the MPU signaling an and of the exchanging operation to the host system, the host system 1 displays a message indicating the end of the axchanging operation (step 39). The user removes the axchanged flash EEPROM chip, after receiving the message from the host system (step 40).

Fig.8 shows a flow chart for axpanding flash EE-PROM chip mamory without axchanging flash EE-PROM chips. Hereinaffar, the samiconductor mamory system has only flash EEPROMs 101-103 as driva #0, and will handle a new axpanded flash EEPROM chip or chips as drive #1.

Tha usar insarts a naw flash EEPROM chip in to an ampty slot, for example the slot 111 (stap 51). Naxt, as a result of the host systam being turned on by tha user, the MPU in the access controllar 132 knows tha number of the chips in the semiconductor memory systam (stap 52). The number of chips can be datarmined by raferring to each Raady/Busy signal lina. Next, when the MPU datermines it is necessary to expand the memory by comparing the number of chips determined to be connected by the Ready/Busy signals, with the number of chips registered in the config. table, the MPU assigns the expanded chip as drive #1 (stap 53). The MPU antars logical addresses assigned as drive #1 In the address convarsion table 141 (step 54). After this, the MPU rewrite the number of the chips stored in the config. table to include the naw valua of the axpanded flash EEPROM chip (stap 55). As a result, tha host system 1 handles the samiconductor mamory system 100 as two disk davices corresponding to the drives # 0 and 1.

Further, the samtoonductor memory system 100 can not only add to the number of drives, but also can expand memory capacity of the drive 0 or drive 1 by axpanding the flash EEPROM chip. For axample, in the case of Incrassing memory capacity of drive #1, the access controller 132 will assign the nav logical addrass following the last logical address in the drive #1 to the nave following the capacity of the properties of the

Accordingly, the semiconductor memory system can axchange memory area of one independent drive, according to replacing and axpanding (or reduc-

ing) EEPROM chips.
Fig.9 shows yat another ambodiment of the present invention.

Tha semiconductor disk LSI 300 is structured as a singla packaga. Tha semiconductor disk LSI 300 comprises a flash EEPROM unit 360, a contollar unit 330, a host intarfaca 320, a mamory command interfaca 321, mamory data intarfaca 322, and chip anabla (CE) interface 323.

The flash EEPROM unit 360 comprises an EE-PROM cell array and a plurality of peripharal logics, such as a row address decodar, for tha cell array. The flash EEPROM unit 360 has an input/output (I/O) registar, for axampla structured 256 byte. In tha flash EE-PROM unit 360, a minimum unit of data amount handlad in a write or an arase operation is datarmined and tha unit amount of data is handled togathar. For axample, it is assumed that the flash EEPROM unit 360 allows data write operations in pages of 256 bytes and data arase operations in blocks of 4K bytes.

12

Tha controller unit 330 comprises a host interface controller 331, an access controller 332 and a DRAM 333.

The host interface controller 331 and the DRAM 333 have functions the same as the host interface controller 131 and the DRAM 133 as shown Fig.1.

The host Intarface 320, Ilka a hard disk drive connectabla to the host system 1, has, for axampla, a 40pin arrangement conforming with the IDE interface, or like an IC card installable in an IC card elot, has, for example, a 68-pin arrangement conforming with tha PCMCIA interface.

Tha memory command inturface 321, tha mamory data interface 322 and the chip anable interface 323 provide access control of expansion flash EE-PROM chips, and each interface 321-322 has a plursity of input/outp tins for receiving and transferring aach signal batween each interface 321-323 and axpansion flash EEPROM chips 601-403.

The access controller 332 provides access control of the flash EEPROM unit 360 via the host interface 320 and the host interface controller 331, in response to a disk access request supplied from a host system 1.

There is described a mathod by which the access controller 332 controls access to the flash EEPROM unit 360.

First, the access controllar 332 provides chip enabla (CE) signal 0 for indicating an active state to tha flash EEPROM unit 360. Naxt, the access controller 332 providas a command for indicating an operation moda (writa,raad,arasa,varify and so on) to tha flash EEPROM unit 360 via tha read/write control line. Naxt, the access controller 332 provides a memory address for indicating an access start address to tha flash EEPROM unit 360 via tha I/O bus, After providing the memory addrass, if the operation mode is the write moda, than the access controller 332 transfers write data via the I/O bus, and if the operation mode is the read mode, then the access controller 332 recaivas read data from tha flash EEPROM unit via tha I/O bus. Hare, if the operation moda is tha write moda, the access controller 332 releases access control for flash EEPROM unit 360 after transferring write data to tha I/O register in the flash EEPROM unit 360, and the write operation is run automatically by tha flash EEPROM unit 360 itsalf.

The access controller 332 not only can control the flash EEPROM unit 360 in the samiconductor LSI 300, but also can provide the same access control to a plurality of expansion flash EEPROM 401-403 chips connected to the samiconductor LSI 300, according to need.

Referring to Fig.10, a semiconductor memory system structured by a unit which includes the semiconductor disk LSI 300, such as a memory board and a memory card will be described.

A semiconductor memory system unit 420 is structured by a printed circuit board 410 or which the semiconductor disk LSI 300 and three flash EEPROM chips 401-403 are mounted. Each flash EEPROM chip 401-403 is connected to the memory command interface 321 via a common read/write control line, and is connected to the memory data interface 322 via a common I/O bus. Each flash EEPROM chip 401-403 independently is connected to the chip enable interface 323 via a chip enable signal line and a ready/busy signal line (not shown), and receives the chip enable signal from the chip enable interface 323. Moreover, the semiconductor memory system unit 420 has a card edge type connector 430 for connecting between the host system 1 and the host interface 320 in the semiconductor disk LSI 300.

In response to generaling one of the chip enable signate CE13, one of the expansion flash EEPROM, chips 401-403 is selected. Hereinafter, CE1,CE2 and CE3 are used for selecting each expansion flash EEPROM chip. In the case of selecting the expansion flash EEPROM chip 401, CE 1 is generated. Similarly, in the case of selecting the expansion flash EEPROM chip 402, CE 2 is generated. Similarly, in the case of selecting the expansion flash EEPROM chip 403, CE 3 is generated. Similarly, in the

The chip enable signal is generated by the access controller 332, on the basis of an address conversion table 350, as shown Fig.11.

The address conversion table 350 defines the relation between logical addresses and physical address. The logical addresses has a track (cylinder + head) number and a sector number. The physical address has a chijn number and a memory address. The chip number als used for determining the chip enable signal.

If the access controller 332 receives a logical address between track number 0 and L. then the address conversion table 350 indicates chip enable signal 0 (CE 0) should be generated for selecting internal flash EEPROM unit 360. Similarly If access controller 332 receives a logical address between track number L+1 and 2L, the address conversion table 350 indicates chip enable signal 1 (CE 1) should be generated for selecting the first expansion flash EEPROM chip 401. Similarly, if access controller 332 receives a logical address between track number 2L+1 and 3L, the address conversion table 350 indicates chip enable signal 2 (CE 2) should be generated for selecting the second expansion flash EEPROM chip 402. Similarly,if access controller 332 receives a logical address between track number 3L+1 and 4L, the address conversion table 350 Indicates chip enable signal 3 (CE 3) should be generated for selecting the third expansion flash EEPROM chip 403.

Thus, the semiconductor disk LSI 300 can be structured as a single chip which can control the internal flash EEPROM and the expansion EEPROM chips.

Therefore, a semiconductor memory system 420 including the semiconductor disk LSI 300 is able to reduce the number of parts and to achieve miniaturization and low-cost.

When the semiconductor memory system 420 is used by the host system 1, the host system 1 further is able to assign the semiconductor memory system unit 420 to two disk drives, as in the above embodiment. This concept is shown by Fig. 12.

The host system 1 assigns a first memory block 500 (the flash EEPROM unit 360) the drive number 0, and assigns a second memory block (the expansion flash EEPROM 401-40) the drive number 1. That is, the host system 1 recognizes the semiconductor memory system 420 as two different secondary emerories. The semiconductor disk drive LSI 300 manages each memory block independently, according to each MBIT (memory block information table) 491, 494, 495, 496. Moreover, the flash EEPROM chips 401-403 as a boom cheeted to the printed drout board via a slot, in the same manner as IC slots 201-203 as shown in fig.3.

Thus, a user can expand memory capacity in the semiconductor memory system unit easily, according to need.

The following describes an embodiment of a semiconductor memory system which uses the semiconductor disk LSI 300 as shown fig 9 through fig 12 as secondary memory in a personal computer.

Fig.13 and Fig.14 show a host system 600 connected to a semiconductor memory system, which is a memory board type.

A GPU 811, main memory 612, two I/O controller 613, 614, a connector 630, etc., mount on a mother board 610 in the host system 600, and each component is interconnected to a system bus 615. The semi-conductor memory system is structured to include a memory board 620 on which is mounted the semiconductor disk LSI 300 and three flash EEPROM object 401–403. The memory board 620 is connected to the host system 600 via the connector 630. The memory board 620 is also connected to the system bus 615. Moreover, the memory board 620 becomes memory card, If the memory board 620 is provided as a package.

The following describes another embodiment of a semiconductor memory system which uses the semiconductor disk LSI 300 as secondary memory in a personal computer.

Fig.15 and Fig.16 show a semiconductor memory system, which is structured to include the semiconductor disk LSI 300 and three flash EEPROM chips 401-403 mounted on a mother board 710 in the host

systam 600.

A CPU 611, main memory 612, two I/O controllans 613,614, at, are mounted not the mother board 710 in the host system 600, and each component is interconnected to this system bus 615. Each of the samiconductor disk LSI 300 and threa flash EEPROM chips 401-403 for structuring the samiconductor memory system can be handled as a propheral chip, such as the CPU chip 611, and can be connected to the system use 165 directiv.

The mother board 710 in the host system 600 does not have to have a connector for a memory card or a memory board. Therefore, a mounting layout on the mother board 710 is more flexible.

Fig. 17 illustrates a physical arrangement of the mother board 710.

A LSI slot 720 and IC slots 721-723 are directly mounted on the mother board 710, but the semiconductor disk drive LSI 300 is mounted on the mother board 710 via the LSI slot 720 and the flash EEPROM chips 401-403 are mounted on the mother board 710 via the IC slots 721-723

Tharefore, the mother board adds only four slot be-202-723 and lines for interconnecting to each size because the semiconductor disk drive LSI 300 and each flash EEPROM oftp 401-403 can easily be connected and disconnected by the user. Therefore, the user can select whether the semiconductor memory system is introduced in the personal computer 600 freely.

Further, with reference to Fig. 18, the host interface 320 in a semiconductor disk LI 300 mp yeave a signal ID in the case of mounting the semiconductor lisk LI 300 mp yeave as lignal ID in the case of mounting the semiconductor disk drive LISI 300 to nonected to the LISI soft 720. The signal ID incidested whether the semiconductor disk drive LISI 300 is connected to the LISI slot 720. The signal ID is provided as a high active state by an elactrical charge terminal for Isaeping the high active state. Genarally speaking, a magnatic disk interface can be used without exchanging the magnetic disk interface can be used without exchanging the magnetic disk interface.

Claims

 A pariperal samiconductor mamory system including first and second mamory drives, comprising:

a first flash EEPROM (181) included in tha first memory drive;

a second flash EEPROM (182) included in the second memory drive;

maans for controlling access (132) to tha first and second flash EEPROMs (181, 182) including address convarting means for convarting a logical addrass from a host systam (1) into a physical address, according to first and sacond file management information (150) which indicates corraspondance batwaen logical addrassas and physical addresses of the first and second mamory drivas.raspactively; and

the access controlling means (132) further including memory accessing means, coupled to asch of the first and sacond flash EEPROMS (181,182), for accessing a salacted EEPROM according to the physical address from said address convarting means.

- The semiconductor memory systam according to claim 1, wherein tha first memory drive stores the first filla managament information (191, 192, 193), and the second memory driva stores tha second fila managemant information (194, 195, 196).
- The semiconductor mamory system according to claim 1, further comprising a tamporary mamory, wherein the first and second file managamant information (150) is storad in the temporary mamory (133).
 - The semiconductor memory system according to claim 1, wherein the first and second EEPROMs and the access controlling means (132) are mounted on a mother board (710) in the host system (800).
 - Tha samiconductor mamory system according to claim 1, wherein the first and second EEPROMs (181, 182) are provided as first and second flash EEPROM chips (101, 102, 103, 104, 105, 106);
 - the memory system further comprising slots (201, 202, 203, 204, 205, 206) for removably connecting tha first and second flash EEPROM chips (101, 102, 103, 104, 105, 106).
 - The semiconductor memory system according to claim 1, wherein the first and second EEPROMs (181, 182) are provided as first and second flash EEPROM chips (101, 102, 103, 104, 105, 106);
 - tha mamory systam furthar comprising a slot (111) for removably connecting another flash EEPROM chip.
 - The samiconductor memory system according to claim 6, the memory system further comprising slots (201, 202, 203, 204, 205, 206) for removably connecting the first and second flash EEPROM chips (101, 102, 103, 104, 105, 106).
- A method of managing a samiconductor memory davice (100) as drives managed by a host system (1), wherein the samiconductor mamory davica (100) has a plurality of flash EEPROM chips

10

(101, 102, 103, 104, 105, 106) and a controller (132) for controlling tha plurality of flash EE-PROM chips in response to a request for access from the host systam (1), comprising steps of:

managing at least a first ona of the plurality of flash EEPROM chips (101, 102, 103) asincluded in a memory area of a first drive, in accordance with first fill a management information (191, 192, 193) which indicates correspondence between logical addresses and physical addresses:

managing at least a second one of the plurality of flash EEPROM chips (104, 105, 106) as included in a mamory area of a second driva, in accordance with second fila managemant information (194, 195, 198) which indicates comrespondence between logical addresses and physloal addresses; and

selectively controlling the first and sacond drives according to a physical address converted from a logical address from the host-system in accordance with the first file management information (191, 192, 193) and the second file management information (194, 195, 196).

- A method of claim 8, further comprising steps of: removing one of the flash EEPROM chips (101, 102, 103) included in the memory area of the first drive; and reformatting the memory area of the first drive.
- 10. Amathod of claim 8, further comprising the steps
 - ramoving ona of tha flash EEPROM chips (101, 102, 103) included in the mamory area of the first drive:
 - connecting a new flash EEPROM chip to the controllar (132):
 - managing the naw flash EEPROM chip as included in the first memory driva; and
 - reformatting the mamory area of the first drive.
- A mathod of claim 8, wharain the samiconductor mamory device has a slot, connected to the controllar, further comprising the steps of:
 - insarting a naw flash EEPROM chip into
 - copying data from a selected chip included in mamory area of tha first drive into tha new flash EEPROM chip; and
 - reassigning tha new EEPROM chip as included in tha memory area of the first drive.
- A mathod of claim 11, wherein the selected one
 of tha flash EEPROM chips (101, 102, 103) has
 a rewrite counter for counting a number of rewrite
 times of the selected flash EEPROM chip. furthar

comprising tha step of:

rewriting a valua of the rawrite counter to '0' in the new EEPROM chip.

- A method of claim 8, further comprising staps of: removing a salacted one of the flash EE-PROM chips (101, 102, 103) included in tha mamory area of tha first driva;
 - installing a new flash EEPROM chip which has a mamory capacity graatar than the selected one of the flash EEPROM chips (101, 102, 103); and
 - assigning in the new flash EEPROM chip a replacement memory area substantially equal in cepacity to the memory capacity of tha seleced one of the flash EEPROM chips (101, 102, 103), and an axpansion memory area of the first drive having a cepacity substantially equal to remaining portion of the new flash EEPROM chib.
- 14. A method of exchanging a flash EEPROM chip in a semiconductor memory device (100), wharein the semiconductor memory device (101) has a plurality of flash EEPROM chips (101, 102, 103, 104, 105, 108) and a controller for controlling the plurality of flash EEPROM chips (101, 102, 103, 104, 105, 106) in response to request for access from a host system (1), and a number of rewrite times of flash EEPROM, comprising steps of:
 - connecting a new flash EEPROM chip to the controller;
 - copying data from one plurality of flash EEPROM chips (101, 102, 103, 104, 105, 106) into the new flash EEPROM chip; and
 - rewriting a value of the rewrite counter to '0' in the new flash EEPROM chip.
- 15. A method of handling memory using in a peripheral semiconductor mamory system (100) having a first memory drive and a second memory drive, comprising the steps of:

managing the first memory driva in accordance with first fill managamant information (191, 192, 193) which indicetes a correspondance batwean logical addresses and physical addresses of the first memory driva:

managing the second mamory drive in accordance with second file management information (194, 195, 196) which indicates a corraspondence batwaan logical addresses and physical addresses of the sacond memory driva;

convarting in a common memory access controllar (132) a logical addrass from a host system into a physical address according to tha first management information (191, 192, 193) and second file management information (194, 195, 196); and

accessing one of the first end second memory drives according to the physical address converted from the logical eddress.

16. A semiconductor memory system comprising: flesh EEPROM unlt (360) having e flesh EEPROM cell array end peripheral logic for controlling the cell erray;

a controllar (332) for controlling the flesh EEPROM unit and en external flash EEPROM chip (401, 402, 403), coupled to e control lina for transferring a memory commend to the flesh EE-PROM unit, an input/output bus for transferring a memory address end deta end e first select line for salexting that flash EEPROM unit;

a host interfece (320) for communicating with a host system (1):

a commend Interface (321) connected to the control line for communicating to the external flash EEPROM chip (401, 402, 403);

a data intarface (322) connected to the input/output bus for communicating to the axtarnal flash EEPROM chip (401, 402, 403); and a chip enabla intarface (323) connected to

a cnip enable interrace (323) connected to a second select line for selecting the externel flash EEPROM chip (401, 402, 403);

wherein, components of the memory systam are configured as one package, and said controller (332) controls the external flesh EE-PROM chip by selecting the second select line.

- The samiconductor memory system according to cleim 16, wherein, the semiconductor memory systam is mounted on a mother board (710) in the host system (800).
- A semiconductor memory system comprising: an externel flesh EEPROM chip (401); end e semiconductor disk LSI (300), housed by one package, the semiconductor disk LSI (300) includior.

e flesh EEPROM unit (360) having a flesh EEPROM cell erray end peripheral logic for controlling the cell erray;

a controller for controlling the flash EE-PROM unit (360) end the externed flash EEPROM chip (401) coupled to e control lina for transfarring e memory commend to the flash EEPROM unit (360), an Input/output bus for transfarring e memory eddress end deta end e first select line for salecting the flash EEPROM unit (360).

- e host interfece (320) for communicating to a host system (1):
- e command interface (321) connected to the control lina for communicating to the axtarnal flesh EEPROM chip;

e deta Interfece (322) connacted to tha input/output bus for communicating to the axternel flash EEPROM chip (401); end

a chip eneble interface (323) connected to a second select line for selecting the externel flash EEPROM chip (401):

wherein a first memory block (500) includes e memory erea of the flesh EEPROM unit (360) and is meneged in ecoordence with first file menegement informetion (491) which indicates correspondence between logical addresses and physical addresses;

wherein e second mamory block (510) includes a memory eree of the externel flash EE-PROM chip (401) end is maneged in accordance with second file management information (494) which indicates correspondence batween physical addresses and logical eddresses;

meens for controlling access to the flash EPROM unit (360) and external flesh EPROM chip (401) including address convarting means convarts a logical address, from the host system (1) into a physical address, according to one of the first file manegement information (491) and the second management information (494);

the accase controlling means further including mamory accassing meens, coupled to the flash EEPROM unit (360) and the axternal flesh EEPROM chip (401), for accessing e selected EEPROM according to the physical address from sald address converting meens.

- 19. The samiconductor memory system according to claim 18, further including a second external flesh EEPROM chip, wherein the first memory block further includes a memory area of the second externel flash EEPROM chip.
 - A semiconductor memory systam provided es a secondery memory for a host computer (600), comprising:

a plurality of flesh EEPROM chips (401, 402, 403); and

a controller (300) connected to each of the flash EEPROM chips for controlling each of the flash EEPROM chips (401, 402, 403), eccording to requests for disk eccass from a host system (600);end

wharein tha samiconductor memory system is mountable on e mother board (710) of the host systam (600).

- The semiconductor memory systam according to cleim 20, further comprising e plurality of slots connected to the controller (300), for connecting to the controller the plurality of flesh EEPROM chios/401, 402, 403).
- The semiconductor memory system according to cleim 21, further comprising e controller slot di-

rectly connected to the host system (600).

23. The semiconductor memory system according to claim 22, further comprising an ID signal line, for indicating whether the host system (600) is connected to the controller (300).




Fig.1a




Fig.1a(cont)


| 10 | GICAL ADI | DRESS | PHYSICAL ADDRESS | | | | | |
|----------|---------------------------------------|-------|-----------------------|---|----|----------------|--|--|
| DRIVE NO | CALINUED | HEAD | CHIP Nr. MEMORY ADDRE | | | | | |
| 4.0 | CILINDER | HEAD | | | | MEMURT AUURESS | | |
| # 0 | | | 1 | # | 1_ | | | |
| # 0 | | L, | 2 | # | 1 | | | |
| | | | | | | | | |
| # 0 | · · · · · · · · · · · · · · · · · · · | | • | # | 1 | | | |
| # 0 | | | | # | | | | |
| | | | | | - | | | |
| # 0 | | | | # | 2 | | | |
| # 0 | | | | # | 3 | | | |
| . | | | | | | | | |
| # 0 | | | Π | # | 3 | | | |
| # 1 | | | 0 | # | | | | |
| # 1 | | | 1 | # | | | | |
| | | | | | | | | |
| # 1 | | | | # | 4 | | | |
| # 1 | | | | # | | | | |
| | | | | | | | | |
| # 1 | | | | # | 5 | | | |
| # 1 | | | | # | 6 | | | |
| | | | | | | | | |
| #1 | | | m | # | 6 | | | |


Fig.1b

EP 0 613 151 A2

MEMORY BLOCK INFORMATION TABLE


| MEMORY ADDRESS | LOGICAL | ADDRESS | |
|----------------|---------|---------|---------|
| 0 | | | 191-196 |
| 1 | | | |
| 2 | | | |
| | | | |
| i | | i | Eig1c |
| n | | | Fig.1c |








| | PHYSICAL ADDRESS | MEMORY ADDRESS | | | | | | | | | | |
|---------------|-----------------------------|----------------------|----|----|--|----|-----|---------------|--|----------|---|----------------------|
| \ \ 220 | PHY | CHIP | #1 | #1 | | #3 | 7# | 7# | | 9# | | |
| | LOGICAL ADDRESS | <i>жа1.33S</i> | 0 | 1 | | u | 1+1 | 2+0 | | n+1+m | i | Fig.4 |
| | | HEAD | | | | | | | | | | |
| | 10GIC | CYLINDER HEAD SECTOR | | | | | | | | | | |
| • | | | | | | | _ | $\overline{}$ | | \equiv | | |
| | FROM HOST SYSTEM SECTOR NI: | | | | | | | | | | | DRIVE NUMBER × (n+1) |


.














range of the control of the control

| ABLE | | | | INTERNAL FLASH EEPROM | | | EXPANSION FLASH EEPROM 1 | | | EXPANSION FLASH EEPROM 2 | | | EXPANSION FLASH EEPROM 3 | Fig 11 | 11.61.1 |
|-------------------------|------------------|----------------|-----------------------|-----------------------|-----|--------------|--------------------------|--------------|--------|--------------------------|-----|-------------------|--------------------------|--------|---------|
| ADDRESS CONVESION TABLE | PHYSICAL ADDRESS | MEMORY ADDRESS | | | | | | | | | | | | | |
| | XHA | CHIP No. | ο Ι ̈́ | | - | 133 | | - | CĘ2 | | - | CE3 | | • | |
| 350 | LOGICAL ADDRESS | SECTOR | $u \stackrel{1}{-} 0$ | | 0-0 | u <u>i</u> 0 | | 0 <u>'</u> n | u 0 | | 0-0 | u ¹ -0 | | 0-'" | |
| | LOGICAL | TRACK Na | - | | 7 | 1+7 | | 27 | 27 + 1 | | 35 | 31 + 1 | | 7,5 | |




Fig.12

